Circuits and Systems Laboratory (CASL) was founded in 2016 by Professor Hoyoung Yoo in the Department of Electronics Engineering, Chungnam National University.

Specific areas of current interest include:

  • VLSI design for Error correction codes
  • VLSI design for 5G communication systems
  • VLSI design for GNSS receiver
  • FPGA Platform
  • FPGA Reverse engineering

Feel free to visit CASL webpage to get more detailed information of our laboratory.


Latest News

2025.10
2025.10
2025.10
2025.10
2025.10    

Heehun Yang, and Yujin Eom submitted a paper at the Autumn Conference of the Korea Nuclear Society, 2025.
Jiho Park
submitted a paper at the International Conference on Consumer Electronics Asia of IEEE/IEIE, 2025.
Kyoduk Ku submitted a paper at the KIEES Symposium on Electromagnetics and Wireless Communications, 2025.
Jiho Park
submitted a paper at the International SoC Design Conference of IEEE, 2025.
The paper “FPGA-Based Digital Architecture for Ex-core Neutron Flux Monitoring in Nuclear Reactors “ has been accepted for publication in IEEE Transactions on Instrumentation and Measurement (TIM).


Notice

We are looking for motivated B.S., M.S., and Ph.D. students to join our team. Our research involves theoretical, experimental, and practical approaches so that you can experience them and choose what suits you best. If you are interested in digital hardware design, please send your CV and academic transcripts to hyyoo@cnu.ac.kr.